Cs 302 total 52 question
40 mcqs
12 question thy 2 3 nd 5 marks k
1) Convert binary number 0110101011000001 into Hexadecimal number.
2) A general Sequential circuit consists of a combinational circuit and a memory element. How this memory element is implemented?
3) How many bytes will be there in 16 K x 8 memory?
4) What is meant by linearity of Digital-to-Analogue Converters?
5) As NOR gate is a universal gate; we can perform the operation of every gate with the combination of some NOR gates: Implement NAND gate using NOR gates.
6) What does the statement (used in PLD programming) given below mean?
" X PIN 22 ISTYPE ‘reg’ "
7) How DRAMs are different from SRAMs? Write three point of differences.
8) A 4-bit flash A/D converter is tested for faults. The resulting reconstructed analog output is shown below. Identify the problem and the most probable reason due to which this fault is occurred.
9) Convert the expression into standard SOP form and draw truth table for it.
10) Consider the table given below, apply the state reduction process on the states given in the table and reduce the number of states as much as possible.
| Present State | Next State | Output | ||
| X=0 | X=1 | X=0 | X=1 | |
| a | f | b | 0 | 0 |
| b | b | c | 1 | 1 |
| c | a | f | 0 | 1 |
| d | e | d | 1 | 0 |
| e | a | g | 0 | 1 |
| f | d | e | 0 | 0 |
| g | d | e | 0 | 0 |
11) Given below is an incomplete circuit diagram of parallel in / serial out shift register, in which Q0, Q1, Q2, Q3, and Clock input are disconnected. Connect above mentioned connections in such a way that functionality of the given circuit is not affected.
12) Draw the circuit diagram of Flash A/D Converter.
Comments
Post a Comment
Please give us your feedback & help us to improve this site.