Skip to main content

CS302 Quiz No.1 Shared by Yahya

Question # 1 of 10
A SOP expression having a domain of 3 variables will have a truth table having ____ combinations of inputs and corresponding output values.
Select correct option:
2 (Correct)
4
8
16

Question # 2 of 10
The OR Gate performs a Boolean _______ function
Select correct option:
Addition (Correct)
Subtraction
Multiplication
Division

Question # 3 of 10
Sum term (Max term) is implemented using ________ gates
Select correct option:
OR (Correct)
AND
NOT
OR-AND

Question # 4 of 10
The number “1259” may belong to _______ number system.
Select correct option:
Binary number system
Octal or Decimal system.
Decimal or Hexadecimal system
Binary or Hexadecimal system (Correct)

Question # 5 of 10
If two numbers in BCD representation generate an invalid BCD number then the binary ________ is added to the result
Select correct option:
1001
0110
1111 (Correct)
1100

Question # 6 of 10
“1101” in signed representation is equivalent to _______
Select correct option:
10
13 (Correct)
-10
-5

Question # 7 of 10
TTL based devices work with a dc supply of ____ Volts
Select correct option:
+10
+5 (Correct)
+3
3.3

Question # 8 of 10
In decimal value “275” the weight of the digit “7” is ___________
Select correct option:
0
1
10 (Correct)
100

Question # 9 of 10
The decimal “10” will have an octal equivalent ________
Select correct option:
9
10
11
12 (Correct)


Question # 10 of 10
Caveman number system is Base ______ number system
Select correct option:
2
5 (Correct)
10
16

Comments

Popular posts from this blog

CS504 Quiz No.3 Shared by Angel

Question # 1 of 10 ( Start time: 09:08:01 PM ) Total Marks: 1 Defining the services of an object means: Select correct option: What it does?        ok What it knows? Who knows it? Whome it knows? Question # 2 of 10 ( Start time: 09:08:27 PM ) Total Marks: 1 Which one of these represents the Krutchen’s 4+1 architectural view model? Select correct option: Logical view, Process view, Physical view, Development view, Use case view Logical view, Dynamic view, Physical view, Development view, Use case view Logical view, Process view, Physical view, Development view, Sequence view Dynamic view, Process view, Physical view, Development view, Use case view Question # 3 of 10 ( Start time: 09:09:50 PM ) Total Marks: 1 Return values in Synchronous messages are represented by: Select correct option: A solid line A dotted line with label        ok A solid line with label Double line Question # 4 of 10 ( Start tim...

CS614 Quiz No.1 Shared by Manzar (UnSolved)

Question # 1 of 10 ( Start time: 03:35:24 PM )   Total Marks: 1 MDX by Microsoft is an example of _______ Select correct option: HOLAP DOLAP ROLAP None of the given options Question # 2 of 10 ( Start time: 03:36:40 PM )   Total Marks: 1 In decision support system ease of use is achieved by: Select correct option: Normalization Denormalization Drill up Drill down Question # 3 of 10 ( Start time: 03:38:07 PM )   Total Marks: 1 Which of the denormalization technique squeezes master table into detail? Select correct option: Pre-joining Horizontal splitting Vertical splitting Adding redundant column Question # 4 of 10 ( Start time: 03:38:28 PM )   Total Marks: 1 The trade-offs of denormalization is/are: Select correct option: Storage Performance Ease-of-use All of the given options Question # 5 of 10 ( Start time: 03:38:46 PM )   Total Marks: 1 ________is usually deployed when expressions can be used to group data together in...

CS302 Quiz No. 3 File 3

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is __________ 0000 1111 0001 10000 If S=1 and R=0, then for positive edge triggered flip-flop Q(t+1) = _______ 0 1 invalid Input is invalid In Master-Slave flip-flop setup, the master flip flop operates at ________ Positive half cycle of pulse Negative half cycle of pulse Both Master-Slave operate simultaneously Master-Slave flip-flop does not operate on pulses, rather it is edge triggered. If the S and R inputs of the gated S-R latch are connected together using a ____ gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch) AND OR NOT XOR The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the _________ Set-up time Hold time Pulse Interval time Pulse Stability time (PST) The 74HC163 is a 4-bit Synchron...