Skip to main content

CS302 Quiz No.2 Shared by Sadiya

Question # 1 of 10 ( Start time: 09:06:45 PM ) Total Marks: 1
2's complement of 5 is
Select correct option:
1101
1011    ok
0101
1100


Question # 3 of 10 ( Start time: 09:09:06 PM ) Total Marks: 1
The Decimal-to-BCD Encoder has _______ outputs
Select correct option:
2
4
10    ok
16


Question # 4 of 10 ( Start time: 09:09:57 PM ) Total Marks: 1
In a 4-variable K-map, a 2-variable product term is produced by
Select correct option:
a 2-cell group of 1s
a 8-cell group of 1s
a 4-cell group of 1s
a 4-cell group of 0s


Question # 5 of 10 ( Start time: 09:11:20 PM ) Total Marks: 1
Half-Adder Logic circuit contains _____ XOR Gates.
Select correct option:
0
2
4
6


Question # 6 of 10 ( Start time: 09:12:42 PM ) Total Marks: 1
Adjacent 1s detector circuit will have active low output for the input
Select correct option:
1101
1010
0110
1011


Question # 7 of 10 ( Start time: 09:14:04 PM ) Total Marks: 1
A 5-variable karnaugh map has
Select correct option:
sixteen cells
thirty two cells    ok
sixty-four cells
None of these


Question # 8 of 10 ( Start time: 09:14:57 PM ) Total Marks: 1
8-bit parallel data can be converted into serial data by using ________ multiplexer
Select correct option:
4-to-2
4-to-4
8-to-1    ok
8-to-4


Question # 9 of 10 ( Start time: 09:15:28 PM ) Total Marks: 1
Demultiplexer can also be used as
Select correct option:
Deselector
Decoder
Distribuiter    ok
Encoder


Question # 10 of 10 ( Start time: 09:16:55 PM ) Total Marks: 1
For a 3-to-8 decoder how many 2-to-4 decoders will be required?
Select correct option:
4
3
2    ok
1

Comments

Popular posts from this blog

CS504 Quiz No.3 Shared by Angel

Question # 1 of 10 ( Start time: 09:08:01 PM ) Total Marks: 1 Defining the services of an object means: Select correct option: What it does?        ok What it knows? Who knows it? Whome it knows? Question # 2 of 10 ( Start time: 09:08:27 PM ) Total Marks: 1 Which one of these represents the Krutchen’s 4+1 architectural view model? Select correct option: Logical view, Process view, Physical view, Development view, Use case view Logical view, Dynamic view, Physical view, Development view, Use case view Logical view, Process view, Physical view, Development view, Sequence view Dynamic view, Process view, Physical view, Development view, Use case view Question # 3 of 10 ( Start time: 09:09:50 PM ) Total Marks: 1 Return values in Synchronous messages are represented by: Select correct option: A solid line A dotted line with label        ok A solid line with label Double line Question # 4 of 10 ( Start tim...

CS614 Quiz No.1 Shared by Manzar (UnSolved)

Question # 1 of 10 ( Start time: 03:35:24 PM )   Total Marks: 1 MDX by Microsoft is an example of _______ Select correct option: HOLAP DOLAP ROLAP None of the given options Question # 2 of 10 ( Start time: 03:36:40 PM )   Total Marks: 1 In decision support system ease of use is achieved by: Select correct option: Normalization Denormalization Drill up Drill down Question # 3 of 10 ( Start time: 03:38:07 PM )   Total Marks: 1 Which of the denormalization technique squeezes master table into detail? Select correct option: Pre-joining Horizontal splitting Vertical splitting Adding redundant column Question # 4 of 10 ( Start time: 03:38:28 PM )   Total Marks: 1 The trade-offs of denormalization is/are: Select correct option: Storage Performance Ease-of-use All of the given options Question # 5 of 10 ( Start time: 03:38:46 PM )   Total Marks: 1 ________is usually deployed when expressions can be used to group data together in...

CS302 Quiz No. 3 File 3

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is __________ 0000 1111 0001 10000 If S=1 and R=0, then for positive edge triggered flip-flop Q(t+1) = _______ 0 1 invalid Input is invalid In Master-Slave flip-flop setup, the master flip flop operates at ________ Positive half cycle of pulse Negative half cycle of pulse Both Master-Slave operate simultaneously Master-Slave flip-flop does not operate on pulses, rather it is edge triggered. If the S and R inputs of the gated S-R latch are connected together using a ____ gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch) AND OR NOT XOR The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the _________ Set-up time Hold time Pulse Interval time Pulse Stability time (PST) The 74HC163 is a 4-bit Synchron...