Skip to main content

CS302 Quiz No.3 Shared by Jiya akram

Question # 1 of 10 ( Start time: 05:21:50 PM )  Total Marks:  1 
A decade counter can be implemented by truncating the counting sequence of a MOD-20 counter. 
Select correct option: 
 True         ok
 False


Question # 2 of 10 ( Start time: 05:23:10 PM )  Total Marks:  1 
A decade counter is __________ 
Select correct option: 
 Mod-3 counter
 Mod-5 counter
 Mod-8 counter
 Mod-10 counter         ok


Question # 3 of 10 ( Start time: 05:24:33 PM )  Total Marks:  1 
An Astable multivibrator is known as a(n) _______ 
Select correct option: 
 Oscillator         ok
 Booster
 One-shot
 Dual-shot


Question # 4 of 10 ( Start time: 05:25:47 PM )  Total Marks:  1 
For a down counter that counts from (111 to 000), if current state is "101" the next state will be ________
Select correct option: 
 111
 110
 010
 none of given options         ok


Question # 5 of 10 ( Start time: 05:27:13 PM )  Total Marks:  1 
A modulus-14 counter has fourteen states requiring_____________ 
Select correct option: 
 14 Flip Flops
 14 Registers
 4 Flip Flops
 4 Registers


Question # 6 of 10 ( Start time: 05:28:42 PM )  Total Marks:  1 
If a circuit suffers “Clock Skew “ problem, the output of circuit can’t be guarantied.
Select correct option: 
 True         ok?
 False 


Question # 7 of 10 ( Start time: 05:30:06 PM )  Total Marks:  1 
A flip-flop is presently in SET stae and must remain SET on the next cliock pulse.
What must j and K be?
Select correct option: 
 J = 1, K = 0
 J = 1, K = X(Don't care)         ok
 J = X(Don't care), K = 0
 J = 0, K = X(Don't care)


Question # 8of 10 ( Start time: 05:31:28 PM)  Total Marks: 1
A 4-bit binary UP/DOWN counter is in the binary state zero. the next state in the DOWN
mode is_____________
Select correct option: 
 0001
 1111         ok
 1000
 1110


Question # 9of 10 ( Start time: 05:33:16 PM)  Total Marks: 1
A one-shot mono-stable device contains _________
Select correct option: 
 AND gate, Resistor, Capacitor and NOT Gate
 NAND gate, Resistor, Capacitor and NOT Gate
 NOR gate, Resistor, Capacitor and NOT Gate         ok
 XNOR gate, Resistor, Capacitor and NOT Gate


Question # 10of 10 ( Start time: 05:34:40 PM)  Total Marks: 1
Each stage of Master-slave flip-flop works at ____ of the clock signal
Select correct option: 
 Each stage works on complete clock signal
 One fourth
 One third
 One half     ok

Comments

Popular posts from this blog

CS504 Quiz No.3 Shared by Angel

Question # 1 of 10 ( Start time: 09:08:01 PM ) Total Marks: 1 Defining the services of an object means: Select correct option: What it does?        ok What it knows? Who knows it? Whome it knows? Question # 2 of 10 ( Start time: 09:08:27 PM ) Total Marks: 1 Which one of these represents the Krutchen’s 4+1 architectural view model? Select correct option: Logical view, Process view, Physical view, Development view, Use case view Logical view, Dynamic view, Physical view, Development view, Use case view Logical view, Process view, Physical view, Development view, Sequence view Dynamic view, Process view, Physical view, Development view, Use case view Question # 3 of 10 ( Start time: 09:09:50 PM ) Total Marks: 1 Return values in Synchronous messages are represented by: Select correct option: A solid line A dotted line with label        ok A solid line with label Double line Question # 4 of 10 ( Start tim...

CS614 Quiz No.1 Shared by Manzar (UnSolved)

Question # 1 of 10 ( Start time: 03:35:24 PM )   Total Marks: 1 MDX by Microsoft is an example of _______ Select correct option: HOLAP DOLAP ROLAP None of the given options Question # 2 of 10 ( Start time: 03:36:40 PM )   Total Marks: 1 In decision support system ease of use is achieved by: Select correct option: Normalization Denormalization Drill up Drill down Question # 3 of 10 ( Start time: 03:38:07 PM )   Total Marks: 1 Which of the denormalization technique squeezes master table into detail? Select correct option: Pre-joining Horizontal splitting Vertical splitting Adding redundant column Question # 4 of 10 ( Start time: 03:38:28 PM )   Total Marks: 1 The trade-offs of denormalization is/are: Select correct option: Storage Performance Ease-of-use All of the given options Question # 5 of 10 ( Start time: 03:38:46 PM )   Total Marks: 1 ________is usually deployed when expressions can be used to group data together in...

CS302 Quiz No. 3 File 3

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is __________ 0000 1111 0001 10000 If S=1 and R=0, then for positive edge triggered flip-flop Q(t+1) = _______ 0 1 invalid Input is invalid In Master-Slave flip-flop setup, the master flip flop operates at ________ Positive half cycle of pulse Negative half cycle of pulse Both Master-Slave operate simultaneously Master-Slave flip-flop does not operate on pulses, rather it is edge triggered. If the S and R inputs of the gated S-R latch are connected together using a ____ gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch) AND OR NOT XOR The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the _________ Set-up time Hold time Pulse Interval time Pulse Stability time (PST) The 74HC163 is a 4-bit Synchron...