Skip to main content

CS302 Quiz No.3 Shared by Yahya

Question # 1 of 10 ( Start time: 07:19:44 PM )     Total Marks: 1
A negative edge-triggered flip-flop changes its state when ________________
Select correct option:
    Enable input (EN) is set
    Preset input (PRE) is set
    Low-to-high transition of clock
    High-to-low transition of clock        ok


Question # 2 of 10 ( Start time: 07:20:42 PM )     Total Marks: 1
Flip flops are also called _____________
Select correct option:
    Bi-stable multivibrators        ok
    Bi-stable singlevibrators
    Bi-stable dualvibrators
    Bi-stable transformer


Question # 3 of 10 ( Start time: 07:21:05 PM )     Total Marks: 1
___________ is one of the examples of asynchronous inputs.
Select correct option:
    J-K input        ok
    S-R input
    D input
    Clear Input (CLR)


Question # 4 of 10 ( Start time: 07:21:21 PM )     Total Marks: 1
The terminal count of a 4-bit binary counter in the DOWN mode is____________
Select correct option:
    0000        ok
    0011
    1100
    1111


Question # 5 of 10 ( Start time: 07:21:44 PM )     Total Marks: 1
The terminal count of a 4-bit binary counter in the UP mode is____________
Select correct option:
    1100
    0011
    1111        ok (not confirm)
    0000


Question # 6 of 10 ( Start time: 07:23:15 PM )     Total Marks: 1
Each stage of Master-slave flip-flop works at ____ of the clock signal
Select correct option:
    Each stage works on complete clock signal
    One fourth
    One third
    One half        ok


Question # 7 of 10 ( Start time: 07:23:35 PM )     Total Marks: 1
____________ is said to occur when multiple internal variables change due to change in one input variable
Select correct option:
    Hold and Wait
    Clock Skew
    Race condition        ok
    Hold delay


Question # 8 of 10 ( Start time: 07:24:04 PM )     Total Marks: 1
Three cascaded modulus-10 counters have an overall modulus of
Select correct option:
    30
    100
    1000
    10000        ok


Question # 9 of 10 ( Start time: 07:25:36 PM )     Total Marks: 1
If a circuit suffers “Clock Skew “ problem, the output of circuit can’t be guarantied.
Select correct option:
    True
    False        ok

Comments

Post a Comment

Please give us your feedback & help us to improve this site.

Popular posts from this blog

CS504 Quiz No.3 Shared by Angel

Question # 1 of 10 ( Start time: 09:08:01 PM ) Total Marks: 1 Defining the services of an object means: Select correct option: What it does?        ok What it knows? Who knows it? Whome it knows? Question # 2 of 10 ( Start time: 09:08:27 PM ) Total Marks: 1 Which one of these represents the Krutchen’s 4+1 architectural view model? Select correct option: Logical view, Process view, Physical view, Development view, Use case view Logical view, Dynamic view, Physical view, Development view, Use case view Logical view, Process view, Physical view, Development view, Sequence view Dynamic view, Process view, Physical view, Development view, Use case view Question # 3 of 10 ( Start time: 09:09:50 PM ) Total Marks: 1 Return values in Synchronous messages are represented by: Select correct option: A solid line A dotted line with label        ok A solid line with label Double line Question # 4 of 10 ( Start tim...
Post a Comment
Read more

CS614 Quiz No.1 Shared by Manzar (UnSolved)

Question # 1 of 10 ( Start time: 03:35:24 PM )   Total Marks: 1 MDX by Microsoft is an example of _______ Select correct option: HOLAP DOLAP ROLAP None of the given options Question # 2 of 10 ( Start time: 03:36:40 PM )   Total Marks: 1 In decision support system ease of use is achieved by: Select correct option: Normalization Denormalization Drill up Drill down Question # 3 of 10 ( Start time: 03:38:07 PM )   Total Marks: 1 Which of the denormalization technique squeezes master table into detail? Select correct option: Pre-joining Horizontal splitting Vertical splitting Adding redundant column Question # 4 of 10 ( Start time: 03:38:28 PM )   Total Marks: 1 The trade-offs of denormalization is/are: Select correct option: Storage Performance Ease-of-use All of the given options Question # 5 of 10 ( Start time: 03:38:46 PM )   Total Marks: 1 ________is usually deployed when expressions can be used to group data together in...
Post a Comment
Read more

CS302 Quiz No. 3 File 3

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is __________ 0000 1111 0001 10000 If S=1 and R=0, then for positive edge triggered flip-flop Q(t+1) = _______ 0 1 invalid Input is invalid In Master-Slave flip-flop setup, the master flip flop operates at ________ Positive half cycle of pulse Negative half cycle of pulse Both Master-Slave operate simultaneously Master-Slave flip-flop does not operate on pulses, rather it is edge triggered. If the S and R inputs of the gated S-R latch are connected together using a ____ gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch) AND OR NOT XOR The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the _________ Set-up time Hold time Pulse Interval time Pulse Stability time (PST) The 74HC163 is a 4-bit Synchron...
2 comments
Read more