Skip to main content

CS302 Quiz No.4 Shared by Jawwad

Question # 1 of 10 ( Start time: 01:15:08 PM ) Total Marks: 1
 Asynchronous mean that_____________
 Select correct option:
 Each flip-flop after the first one is enabled by the output of the preceding flip-flop
 Each flip-flop is enabled by the output of the preceding flip-flop
 Each flip-flop except the last one is enabled by the output of the preceding flip-flop
 Each alternative flip-flop after the first one is enabled by


Question # 2 of 10 ( Start time: 01:16:36 PM ) Total Marks: 1
A divide-by-10 ring counter requires a minimum of
Select correct option:
ten flip-flops
five flip-flops
four flip-flops
twelve flip-flops

Question # 3 of 10 ( Start time: 01:17:00 PM ) Total Marks: 1
When the number of states are reduced during the design any counter
Select correct option:
output changes and Input remain unchanged
Input changes and output remain unchanged
Input and output bith change
Input and output remain unchanged


Question # 4 of 10 ( Start time: 01:18:13 PM ) Total Marks: 1
In moore machine the output depends on
Select correct option:
the current state and the output of previous flip flop
only inputs
the current state
the current state and inputs


Question # 5 of 10 ( Start time: 01:18:37 PM ) Total Marks: 1
When an eight bit serial in/serial out shift register is used for a 24 micro seconds time delay, the clock frequenct must be
Select correct option:
41.67 KHz
333 KHz
125 KHz
8 MHz


Question # 6 of 10 ( Start time: 01:18:55 PM ) Total Marks: 1
To parallel load a byte of data into a shift register, there must be
Select correct option:
one clock pulse
one clock pulse for each 1 in the data
eight clock pulse
one clock pulse for each 0 in the data


Question # 7 of 10 ( Start time: 01:20:03 PM ) Total Marks: 1
Divide-by-160 counter is acheived by using
Select correct option:
Flip-Flop and DIV 10
Flip-Flop and DIV 16
DIV 16 and DIV 32
DIV 16 and DIV 10


Question # 8 of 10 ( Start time: 01:20:39 PM ) Total Marks: 1
With a 100 KHz clock frequency, eight bits can be serially entered into a shift register in
Select correct option:
80 micro seconds
8 micro seconds
80 mili seconds
10 micro seconds



Question # 9 of 10 ( Start time: 01:20:54 PM ) Total Marks: 1
Once the state diagram is drawn for any sequential circuit the next step is to draw
Select correct option:
Transiation table
Karnaugh map
Next-state table
Logic expression



Question # 10 of 10 ( Start time: 01:21:17 PM ) Total Marks: 1
A modulus-14 counter has fourteen states requiring_____________
Select correct option:
14 Flip Flops
14 Registers
4 Flip Flops
4 Registers


Comments

Popular posts from this blog

CS504 Quiz No.3 Shared by Angel

Question # 1 of 10 ( Start time: 09:08:01 PM ) Total Marks: 1 Defining the services of an object means: Select correct option: What it does?        ok What it knows? Who knows it? Whome it knows? Question # 2 of 10 ( Start time: 09:08:27 PM ) Total Marks: 1 Which one of these represents the Krutchen’s 4+1 architectural view model? Select correct option: Logical view, Process view, Physical view, Development view, Use case view Logical view, Dynamic view, Physical view, Development view, Use case view Logical view, Process view, Physical view, Development view, Sequence view Dynamic view, Process view, Physical view, Development view, Use case view Question # 3 of 10 ( Start time: 09:09:50 PM ) Total Marks: 1 Return values in Synchronous messages are represented by: Select correct option: A solid line A dotted line with label        ok A solid line with label Double line Question # 4 of 10 ( Start tim...

CS614 Quiz No.1 Shared by Manzar (UnSolved)

Question # 1 of 10 ( Start time: 03:35:24 PM )   Total Marks: 1 MDX by Microsoft is an example of _______ Select correct option: HOLAP DOLAP ROLAP None of the given options Question # 2 of 10 ( Start time: 03:36:40 PM )   Total Marks: 1 In decision support system ease of use is achieved by: Select correct option: Normalization Denormalization Drill up Drill down Question # 3 of 10 ( Start time: 03:38:07 PM )   Total Marks: 1 Which of the denormalization technique squeezes master table into detail? Select correct option: Pre-joining Horizontal splitting Vertical splitting Adding redundant column Question # 4 of 10 ( Start time: 03:38:28 PM )   Total Marks: 1 The trade-offs of denormalization is/are: Select correct option: Storage Performance Ease-of-use All of the given options Question # 5 of 10 ( Start time: 03:38:46 PM )   Total Marks: 1 ________is usually deployed when expressions can be used to group data together in...

CS302 Quiz No. 3 File 3

In a 4-bit binary counter, the next state after the terminal count in the DOWN mode is __________ 0000 1111 0001 10000 If S=1 and R=0, then for positive edge triggered flip-flop Q(t+1) = _______ 0 1 invalid Input is invalid In Master-Slave flip-flop setup, the master flip flop operates at ________ Positive half cycle of pulse Negative half cycle of pulse Both Master-Slave operate simultaneously Master-Slave flip-flop does not operate on pulses, rather it is edge triggered. If the S and R inputs of the gated S-R latch are connected together using a ____ gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch) AND OR NOT XOR The minimum time required for the input logic levels to remain stable before the clock transition occurs is known as the _________ Set-up time Hold time Pulse Interval time Pulse Stability time (PST) The 74HC163 is a 4-bit Synchron...